power dissipation in the turbo decoder. The idea of re-encoding a received codeword was first introduced in the Welch-Berlekamp (WB) algorithm [3] for the decoding of algebraic block codes such as Reed-Solomon (RS) codes.
The WB algorithm concentrates on finding a codeword by translating an error pattern into another more likely error pattern in the same coset. A first error pattern is obtained by re-encoding. It corresponds to the error pattern which assumes that all message symbols are correct and that all errors occurred in the check symbols. The same year, a scarce state transition (SST) approach was introduced in [4] to reduce the power consumption of the Viterbi decoding systems for convolutional codes. The received data is precoded before decoding by a conventional Viterbi decoder. The similar re-encoding technique was further extended to the Soft Output Viterbi Algorithm (SOVA) for the turbo code decoding [5] . To our best knowledge, no previous study was done to apply this technique for decoding turbo codes based on the maxlog-MAP algorithm.
Re-encoding principle:
This technique can be introduced by using the state space representation (1) of the encoder [6] . The mapping between the information sequence D k and the code sequence V k at time k depends on the state of the encoder X k . Let us consider a Recursive Systematic Convolutional (RCS) code defined by the generator polynomial G=(5,7) octal . The corresponding state matrices can be
where D k represent the systematic part of the codeword and R k the redundancy. The state space representation of the encoder becomes: 
. We obtain
Finally, the two sequences V h k and V' k are combined: (4) and (5):
If we consider that the initial state of the encoder is equal to zero (X 0 =0) then the current state X k can be expressed as:
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Similarly, if the initial state of the re-encoder is equal to zero (X' 0 =0) then the current state X' k can be expressed as:
A new expression for equation (6) can be thus obtained from (7) and (8):
It means that the sequence of the systematic part of V'' k is equal to zero. The value of the redundancy part of V'' k at time k is equal to the sum of the noise with the accumulation of the noise for the systematic part from the initial state of the system. Note that this re-encoding technique can also be applied if the code is not systematic. However, a previous decoding step has to be applied to regenerate the information sequence as suggested in [4] . 
Re-encoding combined with a dummy insertion for the turbo code decoding:
The proposed architecture for the two domains (natural and interleaved) of the turbo decoding process is detailed in Figure 2 . The main innovation compared to the architecture presented in Figure 1 is about the dummy insertion process. The dummy block contains logic elements (Flip-Flop, Xor and And)
for detecting the binary pattern but also for constructing the D u dummy signal.
Finally, an Xor logic gate is necessary to add the dummy-bits to the sign-bit of Simulation results showed that the state transition activity of the turbo decoding process is thus significantly reduced with no performance degradation. The design of a turbo decoder based on the proposed technique is under study. The objective is to measure the total power dissipation of the circuit.
